## What is claimed is:

(Claim 1)	1. A bias generation arouit generating a bias current for a
arauit portion	containing a plurality of transistors of a low voltage
specification, s	aid arauit portion operating using a first supply voltage,
wherein said fi	rst supply voltage is greater than said low voltage
specification, s	aid bias generation aircuit comprising:

a primary current block generating a primary bias current using a second supply voltage, wherein said second supply voltage is less than said first supply voltage;

a backup current block generating a backup bias current using said first supply voltage; and

a multiplexor selecting one of said primary bias current and said backup bias current as said bias current.

- 1 (Claim 2) 2. The bias generation aircuit of daim 1, wherein said 2 multiplexor selects said backup bias current as said bias current when said 3 second supply voltage is not present.
- (Claim 3) 3. The bias generation aircuit of daim 2, wherein said multiplexor performs said selecting according to a select signal connected to a node, wherein said primary current block comprises a first current source and said backup current block comprises a second current source, wherein said first current source and said second current source drive said node.
  - (Claim 4) 4. The bias generation drauit of daim 3, wherein said second current source comprises:
  - a resistor connected between said first supply voltage and a first node;
- a first NIMOS transistor; and
  a second NIMOS transistor,

1

2

3

4

wherein the drain terminal of said first NMOS transistor is connected to each of said first node and the gate terminal of said first NMOS transistor,

the drain terminal of said second NMOS transistor is connected to said node,

the gate terminal of said first NIMOS transistor is connected to the gate terminal of said second NIMOS transistor, and

the source terminal of each of said first NMOS transistor and said second NMOS transistor are connected to ground.

(Claim 5) 5. The bias generation direct of daim 4, further comprising a current mirror direct which receives said primary bias current generated by said first current source and provides said primary bias current at said node.

## (Claim 6) 6. A device comprising:

a processor generating a plurality of digital data elements;

a digital to analog converter (DAC) converting said plurality of digital data elements into an analog signal;

a filter performing a filtering operation on said and og signal to generate a filtered signal; and

a line driver driving a transmission line based on said filtered signal, said line driver comprising a drault portion and a bias generation drault, said bias generation drault generating a bias current for said drault portion, said drault portion containing a plurality of transistors of a low voltage specification, said drault portion operating using a first supply voltage, wherein said first supply voltage is greater than said low voltage specification, said bias generation drault comprising:

a primary current block generating a primary bias current using a second supply voltage, wherein said second supply voltage is less than said first supply voltage;

a backup current block generating a backup bias current using said first supply voltage; and

a multiplexor selecting one of said primary bias current and said backup bias current as said bias current.

2	said backup bias current as said bias current when said second supply voltage is not present.
1 2 3 4 5	(Claim 8) 8. The device of daim 7, wherein said multiplexor performs said selecting according to a select signal connected to a node, wherein said primary current block comprises a first current source and said backup current block comprises a second current source, wherein said first current source and said second current source drive said node.
1 2	(Claim 9) 9. The device of daim 8, wherein said second current source comprises:
3	a resistor connected between said first supply voltage and a first
4	node;
5	a first NMOS transistor; and
6	a second NMOS transistor,
7	wherein the drain terminal of said first NIMOS transistor is connected to each of said first node and the gate terminal of said first NIMOS
9	transistor,
10	the drain terminal of said second NMOS transistor is connected to
	said node, the costs terminal of said first NIVOS transister is connected to the
2  3	the gate terminal of said first NIMOS transistor is connected to the gate terminal of said second NIMOS transistor, and
14	the source terminal of each of said first NMOS transistor and said
15	second NMOS transistor are connected to ground.
1	(Claim 10) 10. The device of daim 9, further comprising a current
2	mirror drouit which receives said primary bias current generated by said
3	first current source and provides said primary bias current at said node.

(Claim 11) 11. A method of generating a bias current for a drauit portion containing a plurality of transistors of a low voltage specification, said drauit portion operating using a first supply voltage, wherein said first supply voltage is greater than said low voltage specification, said method comprising:

generating a primary bias current using a second supply voltage, wherein said second supply voltage is less than said first supply voltage;

generating a backup bias current using said first supply voltage; and selecting one of said primary bias current and said backup bias current as said bias current.